Electrical properties of high density arrays of silicon nanowire field effect transistors
Citation:
Kim, HY, Lee, K, Lee, JW, Kim, S, Kim, GT, Duesberg, GS, Electrical properties of high density arrays of silicon nanowire field effect transistors, Journal of Applied Physics, 114, 14, 2013, 144503-Download Item:
Abstract:
Proximity effect corrected e-beam lithography of hydrogen silsesquioxane on silicon on insulator was used to fabricate multi-channel silicon nanowire field-effect transistors (SiNW FETs). Arrays of 15-channels with a line width of 18 nm and pitch as small as 50 nm, the smallest reported for electrically functional devices, were fabricated. These high density arrays were back-gated by the substrate and allowed for investigation of the effects of scaling on the electrical performance of this multi-channel SiNW FET. It was revealed that the drain current and the transconductance (gm) are both reduced with decreasing pitch size. The drain induced barrier lowering and the threshold voltage (Vth) are also decreased, whereas the subthreshold swing (S) is increased. The results are in agreement with our simulations of the electric potential profile of the devices. The study contains valuable information on SiNW FET integration and scaling for future devices.
Sponsor
Grant Number
Science Foundation Ireland (SFI)
PI_10/IN.1/I303
Science Foundation Ireland (SFI)
08/CE/I1432
Author's Homepage:
http://people.tcd.ie/duesbergDescription:
PUBLISHED
Author: DUESBERG, GEORG
Type of material:
Journal ArticleCollections
Series/Report no:
Journal of Applied Physics114
14
Availability:
Full text availableKeywords:
PhysicsDOI:
http://dx.doi.org/10.1063/1.4824367Metadata
Show full item recordLicences: